

WHAT IS CLAIMED IS:

*Sub A*

1. A signal router comprising:  
2       a switching matrix, wherein said switching matrix has a first number of inputs and a  
3       second number of outputs;  
4       an error detector, coupled to said one of said second number of outputs and configured to  
5       generate error information by virtue of being configured to detect errors in said  
6       information stream; and  
7       a controller, coupled to said switching matrix and said error detector, wherein  
8       said controller is configured to  
9               select a one of said first number of inputs from said first  
10          number of inputs,  
11          receive error information from said error detector, and  
12          configure said switching matrix to couple a one of said first  
13          number of inputs to a one of said second number of  
14          outputs, and  
15          said switching matrix is configured to receive an information stream at  
16          said one of said first number of inputs.

1       2. The signal router of claim 1, further comprising:  
2       a plurality of switching matrices, wherein  
3               said switching matrix is one of said plurality of switching matrices,  
4               said switching matrix is configured to identify said switching matrix by  
5               virtue of said error information generated by said error detector.

1       3. The signal router of claim 1, further comprising:  
2       a plurality of error detectors, wherein  
3               each one of said plurality of switching matrices is coupled to a  
4               corresponding one of said plurality of error detectors,

5           said switching matrix is configured to identify at least one of said  
6           plurality of switching matrices by virtue of said error  
7           information generated by a corresponding one of said plurality  
8           of error detectors, and  
9           said at least one of said plurality of switching matrices experiences a  
10          failure detected by said corresponding one of said plurality of  
11          error detectors.

1           4.       The signal router of claim 1, wherein said controller is further  
2          configured to reconfigure said switching matrix in response to said error information.

1           5.       The signal router of claim 1, wherein said controller further configures  
2          said switching matrix to couple said one of said first number of inputs to another of  
3          said second number of outputs in addition to said one of said second number of  
4          outputs.

1           6.       The signal router of claim 1, further comprising:  
2          a plurality of receivers, each one of said plurality of receivers coupled to a  
3           corresponding one of said first number of inputs and including a  
4           receiver error detector configured to detect errors in a received  
5           information stream; and  
6          a plurality of transmitters, each one of said plurality of transmitters coupled to  
7           a corresponding one of said second number of outputs and including a  
8           transmitter error detector configured to detect errors in an information  
9           stream to be transmitted, wherein said error detector further localizes a  
10          source of said errors by virtue of being configured to detect errors  
11          occurring after said receiver error detector of said each one of said  
12          plurality of receivers and before said transmitter error detector of said  
13          each one of said plurality of transmitters.

1           7.     The signal router of claim 6, wherein said each one of said plurality of  
2     receivers is an optical receiver and said each one of said plurality of transmitters is an  
3     optical transmitter.

1           8.     The signal router of claim 1, further comprising:  
2         a clock/data recovery unit coupled between said one of said second number of  
3         outputs and said error detector; and  
4         a demultiplexer coupled between said clock/data recovery unit and said error  
5         detector.

1           9.     The signal router of claim 8, wherein said clock/data recovery unit  
2     comprises a phase-locked loop.

1           10.    The signal router of claim 1, wherein said information stream  
2     comprises a plurality of frames and said error detector comprises:  
3         an error checker, coupled to said switching matrix and said controller, wherein  
4         said error checker is configured to generate error check information,  
5         and  
6         said error check information is included in said error information; and  
7         a framing circuit, coupled to said switching matrix, said controller, and said  
8         error checker, and configured to  
9         detect a start-of-frame condition for each one of said plurality of  
10        frames,  
11        indicate said start-of-frame condition to said error checker,  
12        detect an end-of-frame condition for each one of said plurality of  
13        frames,  
14        indicate said end-of-frame condition to said error checker, and  
15        detect framing error, said framing error included in said error  
16        information.

1        11. The signal router of claim 10, wherein said framing error is an error in  
2 a set of errors that includes a loss-of-frame error, an out-of-frame error, and a loss-of-  
3 signal error.

1        12. The signal router of claim 10, said error detector further comprising:  
2              an integrator, coupled between said error checker and said controller, and  
3              coupled between said framing circuit and said controller, wherein  
4              said integrator is configured to determine an error rate,  
5              said error rate is determined by counting said occurrence of said error  
6              during a period of time, and  
7              said error information comprises said error rate.

1        13. The signal router of claim 10, wherein:  
2              said error checker and said framing circuit are coupled to an error counter,  
3              said error counter is configured to maintain an error count by virtue of being  
4              configured to count an occurrence of an error detected by at least one  
5              of said error checker and said framing circuit,  
6              said controller is configured to reset said error counter, periodically read an  
7              error count from said error counter, and calculate an error rate based on  
8              said error count, said error information comprising said error count.

1        14. The signal router of claim 13, wherein:  
2              said error detector further comprises an error limit register and a comparator,  
3              said comparator is coupled to said error counter and said error limit register,  
4              said controller is further configured to load an error limit into said error limit  
5              register, and periodically read said error count from and reset said error  
6              counter in response to a signal generated by said error detector,  
7              said signal is generated by said comparator when said error count is equal to  
8              said error limit.

1        15. The signal router of claim 10, wherein:  
2            said error checker and said framing circuit are coupled to an error counter,  
3            said error counter is configured to  
4                  maintain an error count by virtue of being configured to count an  
5                  occurrence of an error detected by at least one of said error  
6                  checker and said framing circuit, and  
7                  reset said error count upon said error count being read,  
8            said controller is configured to periodically read an error count from said error  
9            counter, and calculate an error rate based on said error count, said error  
10          information comprising said error count.

1        16. The signal router of claim 15, wherein:  
2            said error detector further comprises an error limit register and a comparator,  
3            said comparator is coupled to said error counter and said error limit register,  
4            said controller is further configured to load an error limit into said error limit  
5            register, and periodically read said error count from said error counter  
6            in response to a signal generated by said error detector,  
7            said signal is generated by said comparator when said error count is equal to  
8            said error limit.

1        17. The signal router of claim 10, wherein said information stream is a  
2        SONET stream and each one of said plurality of frames is in a SONET frame format.

1        18. The signal router of claim 10, wherein said error checker is a parity  
2        checker.

1        19. The signal router of claim 10, wherein  
2        each one of said plurality of frames contains an error check entry, and

3       said error checker generates said error check information by analyzing a one of  
4       said plurality of frames and comparing a result of said analyzing to an  
5       error check entry of another of said plurality of frames.

1           **20.** An error detection method comprising:  
2       sending a first command to a controller, said controller coupled to control a  
3       switching matrix and to an error detector, said command causing said  
4       controller to configure said switching matrix to couple a one of a  
5       plurality of inputs to a one of a plurality of outputs, said one of a  
6       plurality of inputs configured to receive an information stream and said  
7       one of a plurality of outputs coupled to said error detector;  
8       generating error information by detecting errors, if any, in said information  
9       stream using said error detector; and  
10      retrieving said error information from said error detector using said controller.

1           **21.** The method of claim 20, wherein said controller configures said  
2       switching matrix to couple a one of a plurality of inputs to another of a plurality of  
3       outputs in addition to said one of a plurality of outputs.

1           **22.** The method of claim 20, wherein said generating error information  
2       comprises:  
3       clearing an error counter of said error detector;  
4       starting an error timer; and  
5       until said error timer reaches a terminal value, incrementing said error counter  
6       each time an error is detected by said error detector.

1           **23.** The method of claim 20, wherein said information stream comprises a  
2       plurality of frames and said detecting errors comprises:  
3       generating a framing error if a framing circuit of said error detector detects an  
4       error in framing in said information stream, wherein said framing

5           circuit is coupled to and provides framing information to an error  
6           checker of said error detector;  
7           if no said error in framing is detected, generating a check error for each  
8           erroneous frame of said plurality of frames that is processed by said  
9           error detector, said error checker detecting an error in said erroneous  
10          frame.

1           24.       The method of claim 20, wherein each one of said plurality of frames is  
2        a SONET frame and said framing error is an error in a set of errors that includes a  
3        loss-of-frame error, an out-of-frame error, and a loss-of-signal error.

1           25.       The method of claim 20, wherein said error checker is a parity checker  
2        and said check error is a parity error.

1           26.       The method of claim 25, wherein:  
2        said plurality of frames are received by said error detector in a sequence,  
3        said error checker generates parity information for a currently-processed frame  
4        of said plurality of frames, said currently-processed frame at a position  
5        in said sequence, and  
6        said error checker compares said parity information to a parity entry in another  
7        of said plurality of frames.

1           27.       The method of claim 26, wherein  
2        each one of said plurality of frames is a SONET frame,  
3        said parity entry is a B1 byte of said SONET frame, and  
4        said another of said plurality of frames is at another position in said sequence,  
5        said another position in said sequence immediately subsequent to said  
6        position in said sequence.

1           28.       A failure detection method comprising:  
2        sending a command to a plurality of controllers, wherein

3           each one of said controllers is coupled to control a corresponding one  
4           of a plurality of switching matrices,  
5           said each one of said controllers is coupled to control a corresponding  
6           one of a plurality of error detectors,  
7           each one of said switching matrices is coupled to at least one other of  
8           said switching matrices,  
9           said command causes said controller to configure said corresponding  
10          one of said switching matrices to couple a one of a plurality of  
11          inputs of said corresponding one of said switching matrices to a  
12          one of a plurality of outputs of said corresponding one of said  
13          switching matrices, and  
14          said one of said inputs is configured to receive an information stream  
15          and said one of said outputs is configured to output said  
16          information stream by virtue of being coupled to said one of  
17          said inputs;  
18          generating error information corresponding to said one of said plurality of  
19          information streams by detecting errors, if any, in said one of said  
20          plurality of information streams using said one of said plurality of  
21          information streams; and  
22          identifying failed ones of said switching matrices by retrieving said error  
23          information corresponding to each one of said switching matrices.

1           29. The method of claim 28, wherein each one of a plurality of outputs of a  
2          first plurality of said switching matrices are coupled to a corresponding one of a  
3          plurality of inputs of a second plurality of said switching matrices.

1           30. The method of claim 28, wherein each one of said controllers  
2          configures said corresponding one of said switching matrices to couple said one of  
3          said inputs to another of said outputs in addition to said one of said outputs.

1        31. The method of claim 28, wherein said generating error information  
2 comprises:

3            clearing an error counter of said corresponding one of said error detectors;  
4            starting an error timer in said one of said controllers; and  
5            until said error timer in said one of said controllers reaches a terminal value,  
6            incrementing said error counter each time an error is detected by said  
7            corresponding one of said error detectors.

1        32. The method of claim 28, wherein said information stream comprises a  
2 plurality of frames and said detecting errors comprises:

3            generating a framing error if a framing circuit of said corresponding one of  
4            said error detectors detects an error in framing in said information  
5            stream, wherein said framing circuit is coupled to and provides framing  
6            information to an error checker of said corresponding one of said error  
7            detectors; and  
8            if no said error in framing is detected, generating a check error for each  
9            erroneous frame of said plurality of frames that is processed by said  
10            error detector, said error checker detecting an error in said erroneous  
11            frame.

Add A  
Add B